Binary Adder
To implement the add microoperation with hardware, we need the registers that hold the data and the digital component that performs the arithmetic addition. The digital circuit that forms the arithmetic sum of two bits and a previous carry is called a full-adder (see Fig. 1-17). The digital circuit that generates the arithmetic sum of two binary numbers of any length is called a binary adder. The binary adder is constructed with full-adder circuits con-nected in cascade, with the output carry from one full-adder connected to the input carry of the next full-adder. Figure 4-6 shows the interconnections of four full-adders (FA) to provide a 4-bit binary adder. The augend bits of A and the addend bits of B are designated by subscript numbers from right to left, with subscript 0 denoting the low-order bit. The carries are connected in a chain through the full-adders. The input carry to the binary adder is C0 and the output carry is C,. The S outputs of the full-adders generate the required sum bits.
These Topics Are Also In Your Syllabus | ||
---|---|---|
1 | Arithmetic Addition | link |
2 | ARITHMETIC SUBTRACTION | link |
You May Find Something Very Interesting Here. | link | |
3 | Overflow | link |
4 | FLOW CONTROL | link |
5 | Decimal Fixed-Point Representation | link |
An n-bit binary adder requires n full-adders. The output carry from each full-adder is connected to the input carry of the next-high-order full-adder. The n data bits for the A inputs come from one register (such as R1), and the n data bits for the B inputs come from another register (such as R2). The sum can be transferred to a third register or to one of the source registers (R 1 or R2), replacing its previous content.