Hardware Implementation- shift operator



Rating - 3/5
493 views

A possible choice for a shift unit would be a bidirectional shift register with parallel load (see Fig. 2-9). Information can be transferred to the register in parallel and then shifted to the right or left. In this type of configuration, a clock pulse is needed for loading the data into the register, and another pulse is needed to initiate the shift. In a processor unit with many registers it is more efficient to implement the shift operation with a combinational circuit. In this way the content of a register that has to be shifted is first placed onto a common bus whose output is connected to the combinational shifter, and the shifted number is then loaded back into the register. This requires only one clock pulse for loading the shifted value into the register.

shifter:

A combinational circuit shifter can be constructed with multiplexers as shown in Fig. 4-12. The 4-bit shifter has four data inputs, A0 through A,, and four data outputs, H0 through H3• There are two serial inputs, one for shift left

 

These Topics Are Also In Your Syllabus
1 Error Detection Codes-2 link
2 Register Transfer Language link
You May Find Something Very Interesting Here. link
3 Register Transfer Language -2 link
4 Register Transfer link
5 Register Transfer -2 link

 

 

 

 

 

These Topics Are Also In Your Syllabus
1 Arithmetic Addition link
2 ARITHMETIC SUBTRACTION link
You May Find Something Very Interesting Here. link
3 Overflow link
4 FLOW CONTROL link
5 Decimal Fixed-Point Representation link

 

 

 

 

 

These Topics Are Also In Your Syllabus
1 Determine the Type of Instruction link
2 Register-Reference Instructions link
You May Find Something Very Interesting Here. link
3 Memory-Reference Instructions link
4 AND to AC link
5 ADD to AC link

 

 

 

 

 

These Topics Are Also In Your Syllabus
1 Overflow link
2 FLOW CONTROL link
You May Find Something Very Interesting Here. link
3 Decimal Fixed-Point Representation link
4 Floating-Point Representation link
5 Floating-point representation link

 

(IL) and the other for shift right (h). When the selection input S = 0, the input data are shifted right (down in the diagram). When S = 1, the input data are shifted left (up in the diagram). The function table in Fig. 4-12 shows which input goes to each output after the shift. A shifter with n data inputs and outputs requires n multiplexers. The two serial inputs can be controlled by another multiplexer to provide the three possible types of shifts.


Rating - 3/5
542 views

Advertisements
Rating - 3/5