Arithmetic Logic Shift Unit
Instead of having individual registers performing the microoperations directly, computer systems employ a number of storage registers connected to a common operational unit called an arithmetic logic unit, abbreviated ALU. To perform a miaooperation, the contents of specified registers are placed in the inputs of the common AW. The AW performs an operation and the result of the operation is then transferred to a destination register. The AW is a combinational source registers circuit so that the entire register transfer operation from the performed through the ALU and into the destination register can be performed during one clock pulse period. The shift microoperations are often overall in a separate unit, but sometimes the shift unit is made part of the ALU.
The arithmetic, logic, and shift circuits introduced in previous sections can be combined into one ALU with common selection variables. One stage of an arithmetic logic shift unit is shown in Fig. 4-13. The subscript i designates a typical stage. Inputs A.1 and 81 are applied to both the arithmetic and logic
These Topics Are Also In Your Syllabus | ||
---|---|---|
1 | Error Detection Codes-2 | link |
2 | Register Transfer Language | link |
You May Find Something Very Interesting Here. | link | |
3 | Register Transfer Language -2 | link |
4 | Register Transfer | link |
5 | Register Transfer -2 | link |
These Topics Are Also In Your Syllabus | ||
---|---|---|
1 | Computer Instructions | link |
2 | Instruction Set Completeness | link |
You May Find Something Very Interesting Here. | link | |
3 | Timing and Control | link |
4 | Timing and Control -2 | link |
5 | Instruction Cycle | link |
These Topics Are Also In Your Syllabus | ||
---|---|---|
1 | Three-State Bus Buffers | link |
2 | Memory Transfer | link |
You May Find Something Very Interesting Here. | link | |
3 | Binary Adder | link |
4 | Binary Adder-Subtractor | link |
5 | Binary lncrementer | link |
These Topics Are Also In Your Syllabus | ||
---|---|---|
1 | Floating-point representation | link |
2 | Other Binary Code | link |
You May Find Something Very Interesting Here. | link | |
3 | Other Decimal Codes | link |
4 | Other Alphanumeric Codes | link |
5 | Error Detection Codes | link |
units. A particular microoperation is selected with inputs 51 and 50• A 4 x 1 multiplexer at the output chooses between an arithmetic output in E; and a logic output in H;. The data in the multiplexer are selected with inputs 53 and 52• The other two data inputs to the multiplexer receive inputs A; _ 1 for the shift-right operation and A; + 1 for the shift-left operation. Note that the diagram shows just one typical stage. The circuit of Fig. 4-13 must be repeated n times for an n-bit ALU. The output carry C; + 1 of a given arithmetic stage must be connected to the input carry C; of the next stage in sequence. The input carry to the first stage is the input carry C;,., which provides a selection variable for the arithmetic operations.
The circuit whose one stage is specified in Fig. 4-13 provides eight arithmetic operation, four logic operations, and two shift operations. Each operation is selected with the five variables 53, 52, 51, 50, and C.,. The input carry C., is used for selecting an arithmetic operation only.
These Topics Are Also In Your Syllabus | ||
---|---|---|
1 | Binary lncrementer | link |
2 | Logic Microoperations | link |
You May Find Something Very Interesting Here. | link | |
3 | List of Logic Microoperations | link |
4 | Hardware Implementation | link |
5 | Some Applications Hardware Implemntation | link |
These Topics Are Also In Your Syllabus | ||
---|---|---|
1 | List of Logic Microoperations | link |
2 | Hardware Implementation | link |
You May Find Something Very Interesting Here. | link | |
3 | Some Applications Hardware Implemntation | link |
4 | Hardware Implementation - selective set | link |
5 | Shift Microoperations | link |
Table 4-B lists the 14 operations of the ALU. The first eight are arithmetic operations (see Table 4-4) and are selected with 5352 = 00. The next four are logic operations (see Fig. 4-10) and are selected with 5352 = 01. The input carry has no effect during the logic operations and is marked with don't-care x's. The last two operations are shift operations and are selected with S,S, = 10 and 11. The other three selection inputs have no effect on the shift.